yuzu/xbyak
1
0
Fork 0
mirror of https://github.com/herumi/xbyak synced 2024-11-20 16:06:14 -07:00
Code Issues Projects Releases Packages Wiki Activity Actions

add tests of cvt{128,256,512}

Browse source
This commit is contained in:
MITSUNARI Shigeo 2024-11-11 15:05:12 +09:00
parent 9cdbbbc644
commit a05a63f870
1 changed files with 64 additions and 24 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

88
test/cvt_test.cpp
View file

@ -12,38 +12,45 @@ const struct Ptn {
Reg16 reg16;
Reg32 reg32;
Reg64 reg64;
Xmm x;
Ymm y;
Zmm z;
} tbl[] = {
{ &al, ax, eax, rax },
{ &bl, bx, ebx, rbx },
{ &cl, cx, ecx, rcx },
{ &dl, dx, edx, rdx },
{ &sil, si, esi, rsi },
{ &dil, di, edi, rdi },
{ &bpl, bp, ebp, rbp },
{ &spl, sp, esp, rsp },
{ &r8b, r8w, r8d, r8 },
{ &r9b, r9w, r9d, r9 },
{ &r10b, r10w, r10d, r10 },
{ &r11b, r11w, r11d, r11 },
{ &r12b, r12w, r12d, r12 },
{ &r13b, r13w, r13d, r13 },
{ &r14b, r14w, r14d, r14 },
{ &r15b, r15w, r15d, r15 },
{ &al, ax, eax, rax, xmm0, ymm0, zmm0 },
{ &bl, bx, ebx, rbx, xmm3, ymm3, zmm3 },
{ &cl, cx, ecx, rcx, xmm1, ymm1, zmm1 },
{ &dl, dx, edx, rdx, xmm2, ymm2, zmm2 },
{ &sil, si, esi, rsi, xmm6, ymm6, zmm6 },
{ &dil, di, edi, rdi, xmm7, ymm7, zmm7 },
{ &bpl, bp, ebp, rbp, xmm5, ymm5, zmm5 },
{ &spl, sp, esp, rsp, xmm4, ymm4, zmm4 },
{ &r8b, r8w, r8d, r8, xmm8, ymm8, zmm8 },
{ &r9b, r9w, r9d, r9, xmm9, ymm9, zmm9 },
{ &r10b, r10w, r10d, r10, xmm10, ymm10, zmm10 },
{ &r11b, r11w, r11d, r11, xmm11, ymm11, zmm11 },
{ &r12b, r12w, r12d, r12, xmm12, ymm12, zmm12 },
{ &r13b, r13w, r13d, r13, xmm13, ymm13, zmm13 },
{ &r14b, r14w, r14d, r14, xmm14, ymm14, zmm14 },
{ &r15b, r15w, r15d, r15, xmm15, ymm15, zmm15 },
{ &r31b, r31w, r31d, r31, xmm31, ymm31, zmm31 },
};
#else
const struct Ptn {
const Reg8 *reg8;
Reg16 reg16;
Reg32 reg32;
Xmm x;
Ymm y;
Zmm z;
} tbl[] = {
{ &al, ax, eax },
{ &bl, bx, ebx },
{ &cl, cx, ecx },
{ &dl, dx, edx },
{ 0, si, esi },
{ 0, di, edi },
{ 0, bp, ebp },
{ 0, sp, esp },
{ &al, ax, eax, xmm0, ymm0, zmm0 },
{ &bl, bx, ebx, xmm3, ymm3, zmm3 },
{ &cl, cx, ecx, xmm1, ymm1, zmm1 },
{ &dl, dx, edx, xmm2, ymm2, zmm2 },
{ 0, si, esi, xmm6, ymm6, zmm6 },
{ 0, di, edi, xmm7, ymm7, zmm7 },
{ 0, bp, ebp, xmm5, ymm5, zmm5 },
{ 0, sp, esp, xmm4, ymm4, zmm4 },
};
#endif
@ -54,13 +61,40 @@ CYBOZU_TEST_AUTO(cvt)
CYBOZU_TEST_ASSERT(tbl[i].reg8->cvt8() == *tbl[i].reg8);
CYBOZU_TEST_ASSERT(tbl[i].reg8->cvt16() == tbl[i].reg16);
CYBOZU_TEST_ASSERT(tbl[i].reg8->cvt32() == tbl[i].reg32);
CYBOZU_TEST_ASSERT(tbl[i].reg8->cvt128() == tbl[i].x);
CYBOZU_TEST_ASSERT(tbl[i].reg8->cvt256() == tbl[i].y);
CYBOZU_TEST_ASSERT(tbl[i].reg8->cvt512() == tbl[i].z);
CYBOZU_TEST_ASSERT(tbl[i].reg16.cvt8() == *tbl[i].reg8);
CYBOZU_TEST_ASSERT(tbl[i].reg32.cvt8() == *tbl[i].reg8);
CYBOZU_TEST_ASSERT(tbl[i].x.cvt8() == *tbl[i].reg8);
CYBOZU_TEST_ASSERT(tbl[i].y.cvt8() == *tbl[i].reg8);
CYBOZU_TEST_ASSERT(tbl[i].z.cvt8() == *tbl[i].reg8);
}
CYBOZU_TEST_ASSERT(tbl[i].reg16.cvt16() == tbl[i].reg16);
CYBOZU_TEST_ASSERT(tbl[i].reg16.cvt32() == tbl[i].reg32);
CYBOZU_TEST_ASSERT(tbl[i].reg16.cvt128() == tbl[i].x);
CYBOZU_TEST_ASSERT(tbl[i].reg16.cvt256() == tbl[i].y);
CYBOZU_TEST_ASSERT(tbl[i].reg16.cvt512() == tbl[i].z);
CYBOZU_TEST_ASSERT(tbl[i].reg32.cvt16() == tbl[i].reg16);
CYBOZU_TEST_ASSERT(tbl[i].reg32.cvt32() == tbl[i].reg32);
CYBOZU_TEST_ASSERT(tbl[i].reg32.cvt128() == tbl[i].x);
CYBOZU_TEST_ASSERT(tbl[i].reg32.cvt256() == tbl[i].y);
CYBOZU_TEST_ASSERT(tbl[i].reg32.cvt512() == tbl[i].z);
CYBOZU_TEST_ASSERT(tbl[i].x.cvt16() == tbl[i].reg16);
CYBOZU_TEST_ASSERT(tbl[i].x.cvt32() == tbl[i].reg32);
CYBOZU_TEST_ASSERT(tbl[i].x.cvt128() == tbl[i].x);
CYBOZU_TEST_ASSERT(tbl[i].x.cvt256() == tbl[i].y);
CYBOZU_TEST_ASSERT(tbl[i].x.cvt512() == tbl[i].z);
CYBOZU_TEST_ASSERT(tbl[i].y.cvt16() == tbl[i].reg16);
CYBOZU_TEST_ASSERT(tbl[i].y.cvt32() == tbl[i].reg32);
CYBOZU_TEST_ASSERT(tbl[i].y.cvt128() == tbl[i].x);
CYBOZU_TEST_ASSERT(tbl[i].y.cvt256() == tbl[i].y);
CYBOZU_TEST_ASSERT(tbl[i].y.cvt512() == tbl[i].z);
CYBOZU_TEST_ASSERT(tbl[i].z.cvt16() == tbl[i].reg16);
CYBOZU_TEST_ASSERT(tbl[i].z.cvt32() == tbl[i].reg32);
CYBOZU_TEST_ASSERT(tbl[i].z.cvt128() == tbl[i].x);
CYBOZU_TEST_ASSERT(tbl[i].z.cvt256() == tbl[i].y);
CYBOZU_TEST_ASSERT(tbl[i].y.cvt512() == tbl[i].z);
#ifdef XBYAK64
if (tbl[i].reg8) {
CYBOZU_TEST_ASSERT(tbl[i].reg64.cvt8() == *tbl[i].reg8);
@ -69,8 +103,14 @@ CYBOZU_TEST_AUTO(cvt)
CYBOZU_TEST_ASSERT(tbl[i].reg64.cvt16() == tbl[i].reg16);
CYBOZU_TEST_ASSERT(tbl[i].reg64.cvt32() == tbl[i].reg32);
CYBOZU_TEST_ASSERT(tbl[i].reg64.cvt64() == tbl[i].reg64);
CYBOZU_TEST_ASSERT(tbl[i].reg64.cvt128() == tbl[i].x);
CYBOZU_TEST_ASSERT(tbl[i].reg64.cvt256() == tbl[i].y);
CYBOZU_TEST_ASSERT(tbl[i].reg64.cvt512() == tbl[i].z);
CYBOZU_TEST_ASSERT(tbl[i].reg16.cvt64() == tbl[i].reg64);
CYBOZU_TEST_ASSERT(tbl[i].reg32.cvt64() == tbl[i].reg64);
CYBOZU_TEST_ASSERT(tbl[i].x.cvt64() == tbl[i].reg64);
CYBOZU_TEST_ASSERT(tbl[i].y.cvt64() == tbl[i].reg64);
CYBOZU_TEST_ASSERT(tbl[i].z.cvt64() == tbl[i].reg64);
#endif
}
{